



Accelerating IoT and ML SoC development through seamless hardware-software teamwork

iProfiler Whitepaper

Version: V 1.3

Date: 28 June 2023



MICROIP Inc. www.micro-ip.com

6F-2, No.118, Ciyun Rd., East Dist., Hsinchu City 300195, Taiwan +886-3-57955588 sales@micro-ip.com

© 2023 All Rights Reserved | MICROIP Inc.

Microip Proprietary and Confidential

Ver.1.3 /1



Accelerating IoT and ML SoC development through seamless hardware-software teamwork



Table of Contents

1. Introduction	3
2. What is iPROfiler?	3
3. How Does iPROfiler Work?	4
4. Features of iPROfiler	4
5. Benefits of iPROfiler	6
6. Case Study: Using iPROfiler to Identify the Bottleneck of an AI SoC	7
7. Conclusion.....	7
8. Revision	8



MICROIP Inc. www.micro-ip.com

6F-2, No.118, Ciyun Rd., East Dist., Hsinchu City 300195, Taiwan +886-3-5795588 sales@micro-ip.com

© 2023 All Rights Reserved | MICROIP Inc.

Microip Proprietary and Confidential

Ver.1.3 /2



1. Introduction

Artificial Intelligent (AI) System-on-Chips (SoCs) are becoming increasingly prevalent in many industries due to the high demand for efficient and accurate computation for AI applications. AI applications would usually require intensive computation as well as frequent data accesses. In a computation intensive system, performance is usually bottlenecked by the incapable processing engines or insufficient computation units. Deploying more processing engines and adding customized processing units could effectively boost the performance. In a memory intensive system, performance would be constrained by the long latency memory accesses of large volume of data. In this system, adding more processing units does not help. Designers should focus on the refinement of the data management policy, memory accesses, data layout, or system interconnect. There is also a chance that the characteristics of an AI application could switch between these two types. In this case, it is more difficult to optimize the system performance. Designers need to implement a more flexible/reconfigurable architecture to adapt to the run-time characteristics. To attain a high performance and efficient design, it requires in-depth understanding of the system performance and smart data/computation management.

These AI SoCs usually incorporate various components such as Central Processing Unit (CPU), Graphic Processing Unit (GPU), and Neural-network Processing Unit (NPU) to perform AI tasks at a faster speed than traditional CPUs. However, the performance of AI SoCs can vary depending on the application, and thus, it is important to measure their performance accurately. In this whitepaper, Microip will introduce iPROfiler, an AI SoC Performance Profiler, to characterize the performance of AI SoCs at front-end design stage. It helps to identify the bottleneck, pinpoint the design issues, suggest proper architecture refinement, and verify the final system performance.

2. What is iPROfiler?

iPROfiler is a tool that allows engineers to measure the performance of AI SoCs for various AI applications at SoC front-end design stage. It provides a comprehensive analysis of the SoC's performance, including throughput, latency, transaction monitor, memory utilization and data reuse.





Accelerating IoT and ML SoC development through seamless hardware-software teamwork

All these are key factors in determining the efficiency of the SoC for a given task. Additionally, iPROfiler provides a detailed breakdown of the SoC's performance on individual system components, such as CPU, GPU, NPU, Memory, System Interconnect, and other Intellectual Property (IP) components.

3. How Does iPROfiler Work?

iPROfiler provides a clean RTL instance called Performance Measurement Tap (PMT) module which can be easily plugged-in or removed from an RTL design. PMT module collects SoC transaction data and sends them to the iPROfiler engine on an on-premise server or a cloud server. iPROfiler enables designers to set up analysis criteria that can generate benchmarks. These benchmarks are designed to evaluate the SoC's performance for specific AI tasks, such as object detection or speech recognition. iPROfiler measures not only the processing throughput and cycle (latency) breakdowns to perform these tasks, it also quantizes the memory and data reuse features of the target SoC system. The comprehensive analysis on individual system components further enables engineers to identify bottlenecks and optimize the system for the specific operations of applications.

4. Features of iPROfiler

Architecture Verification

Architecture Design Exploration: By benchmarking the performance of each IP components, iPROfiler helps designers select appropriate components, interfaces, and interconnects to meet the specifications. Some widely adopted examples are that iPROfiler provides the performance analysis information for designers to make proper decision on system interconnect bandwidth, cross protocol interconnect routing performance impact, and on-chip memory vs. off-chip memory size allocation.

IP Performance Measurement: Many IPs may not meet the requirements of proclaimed performance. It is hard to believe the specification on a datasheet without a test chip evaluation. It would be too late to find out when the SoC tape-out. iPROfiler helps evaluate the IP components in RTL design and could save design and turn-around time as well as the associated



MICROIP Inc. www.micro-ip.com

6F-2, No.118, Ciyun Rd., East Dist., Hsinchu City 300195, Taiwan +886-3-57955588 sales@micro-ip.com

© 2023 All Rights Reserved | MICROIP Inc.

Microip Proprietary and Confidential

Ver.1.3 /4



design/verification cost.

Performance Analysis

Port-to-Port Transaction Analysis (P2P-TA): It is critical to analyze the communication between different blocks or modules in a design. P2P-TA enables an approach to capture the flow of data or control signals between ports of a group of modules and to analyze the interaction (read/write) between them.

Cross-Protocol Analysis (CPA): CPA enables analysis of the interactions between different protocols used in an SoC system. iPROfiler supports AMBA and its subset protocols. However, if a system uses a proprietary interconnection protocol, PMT module can be easily reconfigured to support the proprietary protocol based on customers' requests.

Memory Access Analysis: Memory Access Analysis refers to the efficiency with which a system accesses and utilizes memory resources. The access analysis includes on-chip and off-chip memory analysis. Memory Access Analysis is an important consideration in Register Transfer Level (RTL) design because it directly affects the performance of the system. If the analysis results are high, data can be transferred quickly and efficiently, resulting in faster processing and better system performance. On the other hand, if analysis results are low, data transfer rates may be slow, causing the system to operate at a lower speed and potentially leading to performance issues. iPROfiler helps SoC designers optimizing the analysis results to ensure their design operate efficiently and effectively.

Data Reuse: Data reuse is essential for optimizing the performance and power efficiency of AI SoC designs. iPROfiler helps designer to design a good data reuse mechanism which can reduce the number of off-chip memory accesses that can improve performance, reduce power consumption, improve scalability and optimized resource utilization.

Data Reuse Distance: Data reuse distance is a metric used in AI SoC design to measure the number of memory accesses between two consecutive uses of the same data. It represents the distance in memory between two accesses of the same data element. iPROfiler helps designer to identify which data elements are accessed frequently and which ones are rarely utilized. This information can be used to optimize the layout of the data in memory, such as grouping frequently accessed data together in cache or on-chip memory to reduce the number of off-chip memory accesses required. iPROfiler also helps identify opportunities for optimizing data access patterns,





such as by reordering operations to minimize the distance between two consecutive uses the number of off-chip memory accesses and improve performance and power efficiency.

Verification and Debug

Transaction Tracking: iPROfiler monitors and analyzes the transactions that occur within the system. iPROfiler transaction tracking involves recording information about each transaction, such as the source and destination addresses, the type of transaction (e.g., read or write), and the timing information (e.g., start and end times). It can then be used to analyze the performance of the system, identify bottlenecks, and optimize the design for improved performance and power efficiency. iPROfiler can also identify the sources of errors or unexpected behavior within the system which help designers to identify the transactions that are causing the issues and take corrective action.

Anomaly Detection: The goal of anomaly detection of iPROfiler is to identify and resolve issues that may impact the performance or reliability of the system. iPROfiler identify unusual or unexpected behavior in the design during RTL phase. By detecting and resolving issues early in the design process, designers can reduce the risk or costly errors and improve the quality of the final product.

Data Access Report: Data movement is critical for achieving high performance and efficient use of hardware resources. iPROfiler provides a Data Access Report (DAR) that helps designers analyze how data is accessed and moved within the design, which can help identify potential bottlenecks and optimize the design for better performance.

5. Benefits of iPROfiler

iPROfiler provides numerous benefits to design and verification engineers who are developing AI applications. It enables accurate measurement of the performance of the AI SoC and identifies factors for optimization. Additionally, it can facilitate the close collaboration from AI model engineers to software and SoC hardware designers, by quantitatively comparing the performance of different on-chip and off-chip memory features and the impacts of data allocation strategies. iPROfiler also helps to reduce the time and cost of development by identifying performance issues early in the RTL design stage.



6. Case Study: Using iPROfiler to Identify the Bottleneck of an AI SoC

To demonstrate the effectiveness of iPROfiler, Microip conducted a case study on a computation intensive AI SoC. This System on Chip has 10 IPs which include CPU, NPU, SRAM, DRAM controller, AXI/AHB, I/Os, and other IP components. The simulation of the key application kernel takes 100K cycles to complete. Thousands of waveforms, and signals that hard to identify which modules are performance factor and need optimization. iPROfiler do the following performance profiling.

1. Identify the bottlenecks

iPROfiler clearly shows that out of 10 IPs, two IPs (CPU and NPU) takes up 10% (10K cycles) of the execution cycles. 80% (80K cycles) of cycles are on memory (SRAM and DRAM) accesses. This concludes the current design is a memory intensive system. Optimizing computation is not the focus at this point.

2. Enhance Data Management (capture data reuse)

Increase data reuse is the key to system performance. iPROfiler identifies that out of 90% of the data accesses are only 5% of the data, which means these 5% of the data will be reused frequently. However, the current utilization of SRAM does not capture these reuses.

iPROfiler feedbacks the key data addresses to the software programmers, and programmers can adjust the program to allocate the most valuable (most frequently reused) data on SRAM, and significantly reduce the unnecessary DRAM accesses. The overall system performance is also improved.

已註解 (RW1): Let's discuss

7. Conclusion

In conclusion, iPROfiler is an essential tool for engineers who are developing AI SoCs, or a data driven SoCs. It provides comprehensive analysis of the SoC's performance and enables engineers to optimize the system for their specific applications. With the increasing demand for efficient and accurate AI computation, iPROfiler is becoming an essential tool for SOC design engineers in many AI applications.





8. Revision

Date	Version	Comments
28 June 2023	1.3	Initial Version

